As aggressive scaling of integrated circuits continues into the next century, insulators with dielectric constants higher than SiO 2 with different local bonding arrangements will be required to increase gate dielectric capacitance in field effect transistor devices. An important issue in semiconductor device physics is determining whether differences between the bonding at ͑i͒ Si-SiO 2 interfaces and ͑ii͒ interfaces between crystalline Si and alternative gate dielectric materials will result in increased densities of electrically active defects at the alternative dielectric interfaces, thereby limiting targeted levels of performance and reliability. In particular, it is important to understand from a chemical bonding perspective why Si-SiO 2 interfaces display both low defect densities and high reliability, while other interfaces such as Si-Si 3 N 4 with similar bonding chemistry, display defect densities that are at least two orders of magnitude higher. Building on previously established criteria for formation of low defect density glasses and thin films, constraint theory is extended to crystalline Si-dielectric interfaces that go beyond Si-SiO 2 through development of a model that is based on the average bonding coordination at these interfaces. This approach identifies quantitative bonding criteria that distinguish between device-quality and highly defective interfaces. This extension of constraint theory is validated by its application to interfaces between Si and stacked silicon oxide/ nitride dielectrics which demonstrates that as in bulk glasses and thin films an average coordination, N av Ͼ3 yields increasingly defective interfaces. Finally, the universality of this application of constraint theory is demonstrated by showing that defect densities scale with overcoordination in the same way in thin films and at interfaces.
I. INTRODUCTION
As source-drain distances in field effect transistors ͑FETs͒ are scaled to Ͻ150 nm and ultimately to ϳ50 nm, the oxide equivalent thickness, t ox-eq of gate dielectrics must be reduced initially to Ͻ2 nm, and then to Ͻ1 mn. Values of t ox-eq are calculated from the experimentally determined gate capacitance in the accumulation region, C acc , by assuming that the dielectric film or composite multilayer stack is equivalent to an SiO 2 film with a static dielectric constant, k 0 , of 3.8, so that t ox-eq ϭk 0 ⑀ 0 A/C acc , ͑1͒
where ⑀ 0 is the permittivity of free space, and A is the area of the capacitor. C acc can be obtained directly from experimental C -V data for thicker films, t ox-eq Ͼ2.5-3 nm, at accumulation voltages Ͼϳ3 V, or from a fit to capacitance-voltage data for ultrathin dielectrics when t ox-eq Ͻ2.5 nm.
At t ox-eq Ͻ1.5 nm direct electron tunneling through SiO 2 films at ϳ1 V exceeds 1 A/cm 2 , a value at which circuit performance and reliability are degraded. One approach to reduce direct tunneling current is to replace SiO 2 by physically thicker films with higher dielectric constants. The first step is this replacement process has been to substitute Si 3 N 4 for SiO 2 so that the film thickness can increased by ϳ2, the ratio of the respective dielectric constants. Successful substitution requires ͑i͒ that the Si 3 N 4 bulk films have fixed charge and trap densities that are comparable to SiO 2 , i.e., Ͻ1 ϫ10
11 cm Ϫ2 , ͑ii͒ that the interfaces between Si and Si 3 N 4 have fixed charge and trap densities that are comparable to Si-SiO 2 , i.e., Ͻ5ϫ10 10 cm Ϫ2 , and ͑iii͒ that changes in other material and interface properties, such as tunneling masses and barriers do not offset reductions in tunneling current anticipated from increased physical thickness. Recent experia͒ Electronic mail: gerry -lucovsky@ncsu.edu mental studies have demonstrated that reductions in electron tunneling masses in Si 3 N 4 thin films, and in conduction band offset energies between Si 3 N 4 and Si compensate almost exactly for increases in dielectric constant that allows the use of physically thicker SiO 2 films. 1 These aspects of Si 3 N 4 /SiO 2 substitutions are addressed in more detail elsewhere, and suggest that composite SiO 2 /Si 3 N 4 gate dielectric films may not satisfy many of the targeted goals for aggressive scaling required in advanced the most FET devices. 2 With the exception of issues relating to tunneling currents, it has been demonstrated that bulk Si 3 N 4 films prepared by remote plasma-enhanced chemical vapor deposition ͑RPECVD͒ at 300°C, and annealed at 900°C for at least 30 s in an inert, nonoxidizing ambient have bulk properties comparable to thermally grown SiO 2 when incorporated into capacitors with stacked oxide/nitride/oxide ͑ONO͒ dielectrics with Si-SiO 2 or nitrided Si-SiO 2 interfaces, 3, 4 or in FETs with stacked oxide/nitride ͑ON͒ dielectrics with Si-SiO 2 or nitrided Si-SiO 2 interfaces. [5] [6] [7] In contrast to nitrides prepared by other techniques, such as rapid thermal CVD ͑RTCVD͒, 8 or jet vapor deposition ͑JVD͒, 9 which generally require an oxidizing anneal after film deposition to form oxynitride alloys with low bulk defect densities, the annealed RPECVD nitrides derive their low bulk defect densities from incorporation of ϳ10-15 at. % hydrogen. 4, 7 The as-deposited RPECVD films have approximately 20-30 at. % bonded hydrogen, mostly in near neighbor in Si-H and SiN-H arrangements, [10] [11] [12] and after the 900°C anneal, the remaining 10-15 at. % is bonded in isolated SiN-H arrangements. Detailed studies of the specific hydrogen bonding arrangements with nearest-neighbor Si-H and/or SiN-H groups, that readily evolve H 2 molecules upon annealing, are discussed in detail elsewhere. 11, 12 This article focuses on issues relative to Si-Si 3 N 4 interface bonding and defects.
It is shown that a direct substitution of Si 3 N 4 for SiO 2 in FETs is limited by charged defects at the Si-Si 3 N 4 interface that will be shown to result from constraints imposed by overcoordination in the spirit of Refs. 13-15. In particular, this article extends constraint theory, originally developed for bulk oxide and chalcogenide bulk glasses by Phillips 13, 14 and thin films by Lucovsky and Phillips 15 and thereby provides a quantitative approach to explaining the significant differences in defect properties between Si-SiO 2 and Si-Si 3 N 4 interfaces. Another paper at this conference by Misra and co-workers, 7 presents electrical measurements on both p-channel ͑hole conducting͒ and n-channel ͑electron conducting͒ FETs, and concludes that increases in the density of donor-like defects in the lower half of the gap p-channel FETs render these devices totally dysfunctional. This article presents complimentary studies of p-channel FETs and capacitors with Si-Si 3 N 4 interfaces with essentially the same result. The results reported in this paper and in Ref. 7 further demonstrate that insertion of ϳ0.6 nm ͑or about two molecular layers͒ of SiO 2 between the Si substrate and the Si 3 N 4 film deposited by RPECVD at 300°C and annealed in an inert ambient for at least 30 s at 900°C restores interface devices properties to essentially the same level as in devices with thermally grown Si-SiO 2 interfaces. This dramatic change in interfacial defect properties will also be explained in the context of the extension of constraint theory.
Section II presents experimental results for Si-Si 3 N 4 interfaces and Sec. III discusses constraint theory as proposed originally for bulk glasses 13, 14 and thin films. 15 The application of constraint theory to thin films is used to develop quantitative relationships between departures from ideal average bonding coordination and defect concentrations, which serve as a basis for the development of a quantitative approach to defects semiconductor-dielectric interfaces and internal dielectric interfaces. Section IV extends constraint theory to interfaces and Sec. V applies this extended theory to the experimental results of Sec. II. The model is further generalized in Sec. V to interfaces between Si and the socalled alternative high-K dielectrics such as TiO 2 ͑Ref. 16͒ and Ta 2 O 5 ͑Ref. 17͒ that are being considered as replacements for SiO 2 in aggressively scaled FET devices. In Sec. V, the theory is applied to internal interfaces in stacked dielectrics, such as the oxide/nitride interfaces of Refs. 1-6. Finally, in Sec. VI, the universality of quantitative defect scaling with overcoordination in thin films and at interfaces is demonstrated. Figure 1 displays current-voltage, I -V, curves for p-channel FETs for different gate dielectrics with t ox-eq ϳ2 nm: ͑i͒ a 4 nm RPECVD nitride, ͑ii͒ a 0.6 nm plasmaoxide with a 2.4 nm RPECVD nitride, and ͑iii͒ a 1.5 nm thermal oxide with a 1.0 nm RPECVD nitride. The substrates are Si͑100͒, doped to 5ϫ10 17 cm Ϫ3 for ͑i͒ and ͑iii͒ 1.1
II. EXPERIMENTAL RESULTS FOR Si-Si 3 N 4 INTERFACES
) characteristics for PMOSFETs with t ox-eq ϳ2 nm: ͑a͒ a 1.5 nm oxide separating a 1.0 nm nitride from the Si substrate, ͑b͒ a 0.6 nm oxide separating a 2.4 nm nitride from the Si substrate, and ͑c͒ a 4 nm nitride layer. The threshold voltage shift between ͑a͒ and ͑b͒ is due in part to substrate doping differences ͑0.16 V͒ and in part to positive charge at the oxide-nitride interface ͑0.04 eV͒.
ϫ10
18 cm Ϫ3 for ͑ii͒. I -V traces for ͑i͒ and ͑iii͒ display excellent turn-on behavior and the same current drive, with differences in threshold voltage between ͑ii͒ and ͑iii͒ derived primarily from differences in substrate doping noted above ͑ϳ0.160 V out of the 0.200 V difference͒. In contrast, for the FET with the 4 nm nitride: ͑i͒ threshold voltage is shifted to negative voltages by Ͼ1 V, ͑ii͒ turn-on is soft, and ͑iii͒ channel drive current is reduced by ϳ50. Figure 2 displays capacitance-voltage, C -V, characteristics for p-type metaloxide semiconductor ͑PMOS͒ devices with t ox-eq ϳ4.3 nm: one with a plasma-oxide, and two with stacked dielectrics with RPECVD nitride interface layers of 0.4 and 0.8 nm, respectively. Shifts in threshold ͑and flatband͒ voltage relative to Si-SiO 2 indicate increased fixed charge for devices with nitride interfaces: ⌬q f ϭC ox ⌬V th (or ⌬V fb ). Qualitatively similar results have been obtained for n-type metaloxide-semiconductor ͑NMOS͒ devices with nitride layer interfaces.
7 Figure 3 displays current density-voltage, J -V, plots for a capacitor fabricated on lightly doped n-type substrates and n ϩ polycrystalline Si gate electrodes for an oxide thickness of 2.5 nm as determined from analysis of C -V data. 18 There are two types of devices shown in Fig. 3 : ͑i͒ the device exhibiting the higher current was prepared by remote plasma processes that resulted in a non-nitrided interface, whereas ͑ii͒ the device exhibiting reduced tunneling current was prepared by remote plasma process that resulted in a monolayer nitrided interface. 18 The C -V data establish that the flatband voltages are determined by the substrate and polycrystalline Si doping and not changed by interface nitridation. For this pair of devices with the same effective thickness, the tunneling current is reduced by the monolayer interface nitridation, indicating that insertion of a monolayer of nitride at the Si-SiO 2 interface is beneficial. This means that monolayer interface nitridation is qualitatively different from having one or more molecular layers of nitride present the interface with the crystalline Si substrate.
Summarizing the data in Figs. 1-3 and data presented in other papers, 19, 20 the I -V and C -V data establish that: ͑i͒ that deposition of Si 3 N 4 films by RPECVD at Si-dielectric interfaces degrades interface properties, ͑ii͒ that interface properties can be effectively restored by interposing an ultrathin ͑ϳ0.6 nm͒ layer of plasma-grown SiO 2 between the Si substrate and the RPECVD Si 3 N 4 film, and finally, ͑iii͒ monolayer interface nitridation either during remote plasma oxidation, 19 or after remote plasma oxidation 18 resulted in improvements in interface properties, rather than degradation. 7, 20 
III. CONSTRAINT THEORY FOR BULK GLASSES AND THIN FILMS
Phillips showed that fully bonded, strain-free threedimensional continuous random networks ͑CRNs͒ can be formed at compound and alloy chemical compositions by counting average bond constraints associated with applicable valence force fields, C av , and then matching constraints to the dimensionality of the network structure. [13] [14] [15] For threedimensional melt-quenched glasses these fields are simply
C -V characteristics demonstrate shift in flatband voltage due to positive charge, and increased separation between high frequency and quasistatic plots due to interface trapping accompanying direct deposition of thin nitride films onto Si. Each of these capacitors has t ox-eq ϳ2 nm: ͑i͒ a reference oxide and ͑ii͒ two stacked NO structures with the nitride layer in contact with the Si substrate. The nitride layer thickness is 0.4 nm for ͑d͒, and 0.8 mn for ͑e͒.
FIG. 3. J -V characteristics for capacitors prepared on lightly doped n-type
Si͑100͒ with n ϩ polycrystalline Si gate electrodes for t ox-eq ϳ2.5 nm. The upper curve is for a device with an RPECVD SiO 2 layer and a non-nitrided Si-SiO 2 interface, and the lower curve is for a device with an RPECVD SiO 2 layer and a monolayer nitrided Si-SiO 2 interface.
bond-stretching and bond-bending valence forces. The quantitative relationships between ͑i͒ local bonding coordination and geometry, and ͑ii͒ constraints are presented in the next paragraph. Under the condition of exactly matching constraints to network dimensionality, the average coordination number/atom, N av , is 2.4, corresponding to the well-known glass-formers arsenic trisulfide and arsenic triselenide, As 2 S 3 and As 2 Se 3 , respectively. Good glass formation has also been obtained in the Ge-S and Ge-Se systems, even at the compound compositions (GeS 2 and GeSe 2 ), where N av ϭ2.67, and C av ϭ3.67, exceeding the optimum value of 3. Recent studies have shown ideal-glass formation in Ge-S and Ge-Se alloy systems occurs at a chalcogenide-rich composition corresponding to N av ϳ2.45 with a value of C av close to 3. 21 For the SiO x (xр2) system, O-atom bondbending forces are ineffective at fictive ͑or quench͒ temperatures above the effective viscoelastic relaxation temperature of ϳ1000°C, so that the applicable forces in bulk-quenched glasses are bond-stretching forces on both atoms, and bond bending forces only on the Si atoms. N av ϭ2.67 at the composition of SiO 2 , and the number of constraints per atom, neglecting the O-atom bond-bending forces, is also C av ϭ3. This explains the ease of glass formation by quenching from melts exceeding the viscoelastic relaxation temperature. [13] [14] [15] As indicated above, the calculation of C av is based on counting constraints associated with valence forces. The number of bond-stretching constraints/atom is m/2, where m is the coordination number, and for three-dimensionally coordinated atoms, the number of bond-bending constraints is 2m-3. 13 Applied to As 2 S 3 , the number of bond-stretching constraints is equals 6, and the number of bond-bending constraints is equals 9, so that the total number of constraints is 15, and C av ϭ3. Applied to SiO 2 glasses that are quenched from temperatures exceeding the viscoelastic relaxation temperature, the total number of bond-stretching constraints is 4, and the number of bond-bending constraints is associated with Si atoms is 5, so that C av ϭ3, as well.
The bonding of N in Si-N and Ge-N systems is planar or effectively two dimensional with the N atom bonded to three Si or Ge atoms in an NX 3 geometry, XϭSi or Ge. 22 This bonding arrangement is stabilized by p-d interactions in which the nonbonding pair of the N atom in p z orbital perpendicular the Si͑Ge-N͒ bonding x-y plane backdonates to unoccupied antibonding Si or Ge orbitals that have a d 3 p symmetry. As a consequence of this planar bonding of N atoms in Si-N alloys, the number of N-atom bond-bending constraints is reduced to m-1, so that for Si 3 N 4 , C av ϭ5.0, and N av ϭ3.43. However, this value of C av is significantly higher than the network dimensionality so that glass formation from the melt does not occur.
The optimum value of C av ϭ3 applies to ideal meltquenched networks, and this criterion must be modified for vapor-deposited films prepared at temperatures well below the glass transition temperature. These films are generally not strain free, and contain voids as well.
14 For nonhydrogenated a-Si N av ϭ4 and C av ϭ7, and hydrogen-free a-Si films produced by sputtering generally contain high concentrations of dangling bonds, e.g., the concentration of Si dangling bonds detected by electron spin resonance is ϳ10 18 cm
Ϫ3
after optimized thermal annealing. 23 The hydrogenated films also have internal voids which serve to reduce strain, thereby reducing the effective number of dangling bond defects below a value that is simply determined by C av . 15 N av and C av can be reduced further by hydrogenation leading to significant reductions in the dangling bond density. For example, for an a-Si:H alloy with 10-15 at. % H, N av ϭ3.5, and C av ϭ5.7. These alloys display Si atom dangling bond densities of order 5ϫ10 16 cm Ϫ3 , which is low enough for promoting good semiconductor properties as for example high substitutional doping efficiencies, thereby allowing the use of these doped a-Si:H films in photovolatic cells and thin film transistors ͑TFTs͒. Table I includes calculated values of N av and C av for ideal melt-quenched glasses, and for thin films. As shown in Fig.  4 , increases in C av correlate linearly with increases in N av so that either descriptive can be applied to bulk-quenched glasses or plasma-deposited amorphous materials and as shall be demonstrated in the next section, to crystalline Sidielectric interfaces and internal dielectric interfaces as well. In the remainder of this article, the N av metric will be used in discussing scaling of defects.
As discussed above, if both bond-bending and stretching forces are present, the optimal average coordination number, N av * , which matches constraints to degrees of freedom is 2.4 as in As 2 S͑Se͒ 3 , however, for SiO 2 bulk glasses, N av * ϭ2.67 is optimal because bond-bending forces at O atoms are too weak to function as significant constraints at growth or annealing temperatures. 15 For overconstrained networks such as in thin film Si 3 N 4 (N av ϭ3.43), Si-atom stretching constraints are stronger than bending constraints, so that strain energy accumulates along the bending constraints. The average Si-N-Si bond angle i j is distorted from the ideal local value i j * by an amount ␦ϰ␦N av * ϭN av ϪN av * . Since total strain energy is proportional to (␦) 2 , 25 it is then expected that defect creation, e.g., dangling Si or N bonds, will be proportional to ͕N av ϪN av * ͖ 2 . Similar considerations apply to other thin film materials as well. Experiments have shown that N av ϳ3 represents a reasonable demarcation criterion between low defect density (ϳ10 16 cm Ϫ3 ), and increasingly defective materials. 15 Equation ͑2͒ is also consistent with the structure of noncrystalline solids in which the statistical distribution of bond angles is much larger than the statistical spread in bond lengths, ␦r.
͑2͒

IV. EXTENSION OF CONSTRAINT THEORY TO Si-DIELECTRIC INTERFACES
Before applying constraint theory to Si-dielectric interfaces, it is important understand other factors than can play a role in interface bonding and the associated electronic structure. There are at least four factors related to bonding that can promote formation of interfacial defects; these are ͑i͒ differences between electronic charge required for bonding and for balancing the nuclear charge of the constituent atoms as first identified by Harrison and co-workers for group IVgroup III-V heterojunctions such as Ge-GaAs ͑heterovalent as opposed to isovalent bonding͒, 26 ͑ii͒ interfacial dipoles produced by charge transfer between the Si substrate and the gate dielectric material, 27, 28 ͑iii͒ molar volume differences between the Si substrate and gate dielectric that produce interfacial strain, and generally require interfacial dangling bond formation, and finally, ͑iv͒ overconstrained bonding due to differences between the average number of bonds per atom on each side of the interface. 29 Going down this list in order; ͑i͒ is not a consideration since both SiO 2 and Si 3 N 4 can bond to a Si substrate by forming isovalent bonds between substrate Si atoms and either O or N atoms of the respective dielectrics. Second, it has been shown that interfacial charge transfer dipoles in ͑ii͒ result in relatively small differences in band offset energies at the Si-SiO 2 and Si-Si 3 N 4 interfaces, and that charge transfer is smaller at the nitride interfaces that at oxide interfaces. Therefore it is not likely that these dipoles play a determinant role in defect or defect precursor formation since the defect densities at the Si-Si 3 N 4 interfaces are larger than those at the Si-SiO 2 interfaces. Interfacial strain as in ͑iii͒ has been shown to be an important factor in interface quality. It has been shown that for thermally grown oxides on Si in a thickness range that extends to at least 100 nm, the residual density of interface traps, D it , scales linearly with integrated strain in the oxide layer. 30 Since the molar volume mismatch between Si 3 N 4 and Si is reduced with respect to that of SiO 2 to Si, residual interface strain cannot be the driver for the increased defect concentrations at Si-Si 3 N 4 interfaces. The remainder of this section focus on the final interface consideration in ͑iv͒ dealing with bonding constraints.
The abruptness of Si-SiO 2 interfaces suggests that the defect density of thermally grown oxides and optimally annealed deposited oxides is a characteristic function of their bonding chemistry and structure. Experience with good glass-formers such as SiO 2 and As 2 Se 3 has shown that as long as only single bonds are present charge transfer plays a minor part in determining structure. The major factor is the network stress which arises for a given space-filling bonding topology, and this factor is expected to extend to interfaces as well.
Extension of constraint theory to Si-dielectric-interfaces considers three interfacial contributions to N av : ͑i͒ the Si substrate represented by one-half a Si atom, ͑ii͒ an ultrathin oxide or nitride interfacial layer ͑0.3-0.6 nm͒, and ͑iii͒ the bulk dielectric by one-half a molecular layer ͑see Fig. 5͒ . Table II includes calculations of N av for representative Sidielectric interfaces. When a demarcation level N av ϳ3 is applied between device-quality and highly defective interfaces, these calculations are in excellent agreement with experiment ͑see Figs. 1 and 2͒ . For example, the model con- scale with shifts of the flatband or threshold voltages (⌬V fb or ⌬V th ), from values anticipated from considerations of the substrate doping and gate electrode material; is the oxide capacitance, C ox ϳC acc . The model can also been applied to interfaces between Si and ͑i͒ silicon oxynitride alloys and ͑ii͒ alternative high-K dielectrics. For oxynitride alloys a maximum interfacial N incorporation for low defects of ϳ15 at. % as indicated by the value of N av in Table II 
V. EXTENSION OF CONSTRAINT THEORY TO INTERNAL DIELECTRIC INTERFACES
As noted above, the integration of high-K alternative gate dielectrics into aggressively scaled devices for ultrahigh density integrated circuits will require compliant interface layers to bridge reduce bond constraint interfacial defects. It is therefore necessary to consider bond-constraint induced defects at the internal dielectric layer and the high-K materials. This has been studied in ONO stacks, where the density of positively charged defects at ON interfaces, well separated from the Si-SiO 2 interface ͑ϳ5 nm͒, was found to be ϳ3 ϫ10 11 cm Ϫ2 for stacked dielectrics deposited by RPECVD at 300°C, and annealed in inert ambients at 900°C.
2 Similar defect densities have been reported 20 for internal ON interfaces even when the SiO 2 layer thickness is reduced to Ͻ1 nm.
A two component model similar to the one developed earlier in this article for the Si-dielectric interface structure has been used as a basis for this calculation. In this model, N av is simply the average of the N av values of the interface constituents, so for SiO 2 17 The effect of these interfacial defects on performance and reliability has yet to be fully evaluated, but it is expected to a factor due to the large change in the longitudinal electric field at internal dielectric interfaces between SiO 2 and alternative high-K dielectric materials. The electric field in the SiO 2 will be the same as that calculated for a homogeneous oxide with a thickness equal to t ox-eq , whereas the field in the high-K dielectric is reduced by the dielectric constant ratio.
VI. SUMMARY
It has been shown how constraint theory originally developed for bulk glasses 13, 14 and thin films, 15 can be extended to ͑i͒ interfaces between crystalline Si and noncrystalline gate dielectric materials such as SiO 2 , Si 3 N 4 , etc., and ͑ii͒ internal interfaces in stacked gate dielectrics such as SiO 2 -Si 3 N 4 , SiO 2 -Ta 2 O 5 . For the thin film materials, and the two interfacial materials systems, N av ϳ3 represents a demarcation between device-quality and increasingly defective materials and interfaces. This is illustrated in Fig. 7 , which is a log-log plot of defect density versus ͕N av ϪN av * ͖ 2 . The data in this plot include different thin film materials and dielectric interfaces. By including both thin film a-Si and a-Si:H, the general trend in Fig. 7 establishes the universality of the approach to interfacial bonding constraints developed in this article.
